

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,900	12/30/2003	Jac-Bum Ko	51876P566	1427
8791	7590 11/03/2006		EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD SEVENTH FLOOR			WALTER, CRAIG E	
			ART UNIT	PAPER NUMBER
LOS ANGELES, CA 90025-1030			2188	

DATE MAILED: 11/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	_		
	10/749,900	KO ET AL.			
Office Action Summary	Examiner	Art Unit	_		
·	Craig E. Walter	2188			
The MAILING DATE of this communicated for Reply	ation appears on the cover sheet w	rith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAIN - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communing If NO period for reply is specified above, the maximum stature of the reply within the set or extended period for reply with Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	ILING DATE OF THIS COMMUN 37 CFR 1.136(a). In no event, however, may a sication. tory period will apply and will expire SIX (6) MO II, by statute, cause the application to become A	CATION. reply be timely filed  NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed	on 16 October 2006.				
	)⊠ This action is non-final.	•			
3)☐ Since this application is in condition fo	· —	tters, prosecution as to the merits is			
closed in accordance with the practice	·				
	,				
Disposition of Claims					
4)⊠ Claim(s) <u>1-4 and 6</u> is/are pending in the					
4a) Of the above claim(s) is/are	withdrawn from consideration.				
5)⊠ Claim(s) <u>1-3</u> is/are allowed.	:	9			
6)⊠ Claim(s) <u>4 and 6</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction	on and/or election requirement.	•			
Application Papers					
9)☐ The specification is objected to by the	Examiner.				
10) The drawing(s) filed on is/are: a		by the Examiner.			
Applicant may not request that any objecti					
Replacement drawing sheet(s) including the	he correction is required if the drawin	g(s) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is objected to t	by the Examiner. Note the attache	ed Office Action or form PTO-152.			
Delanitus condon 25 H C C C 440					
Priority under 35 U.S.C. § 119		•			
12) Acknowledgment is made of a claim for	or foreign priority under 35 U.S.C.	§ 119(a)-(d) or (f).			
a)⊠ All b) ☐ Some * c) ☐ None of:					
1.⊠ Certified copies of the priority de					
<u> </u>	ocuments have been received in				
•	the priority documents have bee	n received in this National Stage			
application from the Internation		A wasaniyad			
* See the attached detailed Office action	for a list of the certified copies no	t received.			
		·			
Attachment(s)					
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PT		(s)/Mail Date Informal Patent Application			
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	6)  Other: _				

Application/Control Number: 10/749,900

Art Unit: 2188

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 16 October 2006 has been entered.

#### Status of Claims

2. Claims 1-4 and 6 are pending in the application.

Claims 1, 3, 4 and 6 have been amended.

Claim 5 remains cancelled.

Claims 4 and 6 are rejected.

Claims 1-3 are allowed.

### Response to Amendment

3. Applicant's amendments and arguments filed on 16 October 2006 in response to the office action mailed on 13 July 2006 have been fully considered, but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

Application/Control Number: 10/749,900

Art Unit: 2188

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 4 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Stewart et al. (US Patent 4,914,577), hereinafter Stewart.

As for claims 4 and 6, Stewart teaches a method for controlling a tag block, comprising:

initializing the tag block in a semiconductor memory device (Fig. 2, element 136 – the translation memory (i.e. tag block) stores tag block information to facilitate with the system's memory management functions. The tag block must be initialized prior to storing address translation data. Additionally, the tag block contains N+1 tag tables (i.e. N=1); the 2 tables are illustrated as elements 136a and 136b– col. 16, line 59 through col. 17, line 41. Also note Steward specifically addresses the use of semiconductor components in computer systems col. 1, lines 14-25); and

performing a data access operation of the semiconductor memory device in response to a physical unit cell address outputted from the tag block sensing a logical cell block address (Stewart teaches the tag block as receiving logical address information from the CPU in order to translate and output corresponding physical address information in col. 3, line 46 through col. 4, line 2),

wherein the initializing the tag block in a semiconductor memory device including:

nullifying the N+1 number of unit tag tables (the two tables are stored in a RAM which is a non-persistent, therefore the tables are cleared upon reboot (col. 3, lines 46-57 and col. 13, line 66 through col. 14, line 6)).

selecting all of N+1 number of unit tag tables (each of the two tables are selected prior to storing translation data – col. 15, line 46 through col. 16, line 17);

storing each different logical unit cell block information in the N number of unit tag tables among the N+1 number of unit tag tables (information required for the translation are stored in each of the two tag table – col. 16, line 59 through col. 17, line 41. If it is stored in both (N+1), it is stored in 1 (N)).

As for claim 6, Steward teaches a method for a refresh operation of a semiconductor device including a cell area (Fig. 2, element 136) having N+1 number of unit cell tables (Fig. 2, elements 136a and 136b), each including M number of word lines which respectively are coupled to a plurality of unit cells (since the data stored within each table/block is stored within a RAM, each cell/block inherently must contain at least one word line to address the data). A tag block having N+1 (Fig. 136a and 136b) number of unit tag tables, each having M number of registers for sensing an update of data (again, the memory used to implement this translation scheme is an RAM, which must inherently contain word lines to address the data). Also note, the tables depicted

Art Unit: 2188

in by elements 136a and 136b contain both cell tables (i.e. addresses 0 through 16383 as shown in Fig. 2, and tag block/information which is illustrated in Fig. 2 by elements 138a and 140a for example). In other words, the translation memory contains both the cell tables and tag tables. The method comprising:

nullifying the N+1 number of unit tag tables (the two tables are stored in a RAM which is a non-persistent, therefore the tables are cleared upon reboot (col. 3, lines 46-57 and col. 13, line 66 through col. 14, line 6)).

selecting all of N+1 number of unit tag tables (each of the two tables are selected prior to storing translation data – col. 15, line 46 through col. 16, line 17);

storing each different logical unit cell block information in the N number of unit tag tables among the N+1 number of unit tag tables (information required for the translation are stored in each of the two tag table – col. 16, line 59 through col. 17, line 41. If it is stored in both (N+1), it is stored in 1 (N)).

wherein the N number of unit cell blocks are corresponded to an address and one unit cell block is added for accessing data with high speed (both element 136a and 136b correspond to addresses translated for the CPU, and both of these table are used specifically for high speed data operation, therefore N (i.e. 1) is used for high speed operations (col. 15, lines 25-45).

Application/Control Number: 10/749,900 Page 6

Art Unit: 2188

## Response to Arguments

5. Applicant's arguments with respect to the art rejections as previously applied to claims 4 and 6 are rendered moot in view of the new ground(s) of rejection discussed supra.

#### Conclusion

- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Craig E. Walter whose telephone number is (571) 272-8154. The examiner can normally be reached on 8:30a 5:00p M-F.
- 7. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hyung S. Sough can be reached on (571) 272-6799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/749,900 Page 7

Art Unit: 2188

8. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Craig E Walter Examiner Art Unit 2188

**CEW** 

SUPERVISORY PATENT EXAMINER